Manager, Design Verification

Company:  Synopsys, Inc.
Location: Ottawa
Closing Date: 04-08-2024
Hours: Full Time
Type: Permanent
Job Requirements / Description

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Manager, Design Verification

Responsibilities:

You will be leading a multi-site team of engineers who are testing and verifying our next Generation of HBM DRAM Physical Layer I/F IP.

Drive the creation of test plans.
Drive the implementation of testbenches, checkers and tests, models, assertions and irritators.
Drive the definition and creation of functional coverage points.
Overseeing verification results and metrics and, driving the verification convergence.

Manage collaboration with other internal resource groups who supply tools, Verification IP, complementary product, etc.

Experience & Qualifications:

At least 15 years of experience in hardware verification languages (SystemVerilog, SystemC, UVM).
At least 5 years of experience leading and managing a verification team.
Bachelor/Master in Electrical/Computer Engineering/Engineering Science.
Experience with UVM and coverage driven constrained random verification.
Experience with Low power verification techniques.
Skill with scripting languages (Perl, tcl)
Deep interest in computer architecture, under-the-hood details of machine learning frameworks, GPU programming and methods for efficient parallelization of deep learning execution


Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [email protected].
#LI-JW4

#J-18808-Ljbffr
Apply Now
Share this job
Synopsys, Inc.
  • Similar Jobs

  • Senior ASIC Design Verification Engineer

    Ottawa
    View Job
  • Principal ASIC Design/Verification Engineer

    Ottawa
    View Job
  • Senior ASIC Design Verification Engineer

    Ottawa
    View Job
  • Principal ASIC Design/Verification Engineer

    Ottawa
    View Job
  • Senior Staff ASIC Design/Verification Engineer

    Ottawa
    View Job
An unhandled exception has occurred. See browser dev tools for details. Reload 🗙