Company:
Synopsys, Inc.
Location: Mississauga
Closing Date: 06-12-2024
Hours: Full Time
Type: Permanent
Job Requirements / Description
Seeking a highly motivated engineering student willing to learn Digital Design Verification, which is a critical step of the product development process. Design Verification aims to confirm that the design complies with the Protocol Standards and System Requirements before it is developed into a chip. Exhaustively verifying functionality in the design phase allows engineers to catch bugs early in the development cycle where they are cheaper and easier to fix. Designs have become more complex due to the decreased size of process node technology and the increase in the number of logic blocks hence the high demand for Digital Design Verification Engineers.The candidate will be involved in verifying current and next generation Backplane Ethernet, PCIe, USB 3/4, and/or MIPI CPHY/DPHY SERDES products. The position offers an excellent opportunity to work with digital and mixed signal design engineers accountable for delivering high-end mixed-signal designs. Starting in May 2025, this 16-month internship position will be with our Solutions Group in Mississauga.What you will learn:Defining and tracking Verification TestplansDesigning and writing constrained-random SystemVerilog testbenches using a Verification Methodology such as UVM (Universal Verification Methodology)Creating and examining Functional CoverageWriting SystemVerilog assertionsDebugging RTL and gate-level simulation failuresFirmware DebugBug Tracking using Software Tools such as JiraCode Coverage AnalysisSkill Requirements:Experience writing scripts in languages such as Perl, Unix shell, or PythonExperience with any object-oriented programming language (C++, Java, Python, etc.)Familiar with Verilog or SystemVerilogEducation Requirements:Enrolled in Computer Engineering or Electrical Engineering program, or similarSynopsys Canada ULC values the diversity of our workforce. We are pledged to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to applicants throughout the recruitment and employment process. Should you require an accommodation, please contact [email protected].
#J-18808-Ljbffr
Share this job
Synopsys, Inc.
Useful Links
Similar Jobs
- View Job
Serdes Digital Design & Verification Engineering Masters Intern
Mississauga - View Job
Serdes Digital Design & Verification Engineering Masters Intern
Mississauga - View Job
2025/2026 Digital Verification Engineering Intern
Mississauga - View Job
2025/2026 Digital Verification Engineering Intern
Mississauga - View Job
ASIC Digital Design Engineer
Mississauga